Site MapHome
Home About Us Products Custom Products Competencies News Careers Contact Us
 
     
 
Speech Codecs
Audio Codecs
Video Codecs
Telephony / VoIP
Stacks
Wireless LAN
802.11b PHY
802.11a PHY
802.11g PHY
802.11 MAC
802.11b Model
802.11a Model
Platform
HD Video Decoder
Systems
PMPR
Media Album
Media Streamer
VoIP DSP subsystem
IP Video Phone
Video Security

802.11b PHY IP Core

802.11b PHY IP Core is a licensable and synthesizable HDL implementation of IEEE Standard 802.11b 1999 Edition in VHDL/Verilog. The IEEE 802.11b specification is the high rate extension of the Physical Layer for the Direct Sequence Spread Spectrum (DSSS) system (as per IEEE Standard 802.11 - 1999) for the 2.4 GHz band designated for ISM applications.

This extension of the DSSS system builds on the data rate capabilities of 802.11 to provide 5.5 and 11 Mbps payload data rates in addition to the 1 and 2 Mbps rates. To provide the higher rates, 8 chip Complementary Code Keying (CCK) is employed as the modulation scheme with the chipping rate of 11 MHz thus providing the same occupied channel bandwidth.

In addition to providing higher speed extensions to the DSSS system, a number of optional features are described that will allow the performance of the Wireless LAN system to be improved.

An optional mode replacing the CCK modulation with Packet Binary Convolutional Coding (PBCC) is provided. Another optional mode, which allows data throughput at the higher rates (2, 5.5 and 11 Mbps) to be significantly increased by using a shorter PLCP preamble is also provided.

Technical Specification

  • Fully compliant to IEEE 802.11b Standard 1999
  • Supports all mandatory data rates and modulation schemes: 1, 2, 5.5 (CCK), 11 (CCK) Mbps
  • Short and Long Preamble Support
  • Multipath combating with high performance Rake+ISI+ICI equalizer
  • Carrier and Symbol Timing Synchronization algorithms
  • Optimized interfaces to Ittiam 802.11 MAC solution (customizable to other MAC solutions) and third party RF chipsets
  • Fully synthesizable and optimized for low gate count
  • Low implementation loss
  • Fully verified and real-time tested on a FPGA based development platform
  • Considerations for easy ASIC integration
  • Delivered Package contains VHDL/Verilog source code, VHDL/Verilog build scripts, synthesis and test scripts, golden test vectors, test benches, simulation and synthesis reports, user and reference manuals
  • Validated on Ittiam WLAN Development Platform
  • .

Applications

  • SoC designs supporting 802.11 interfaces
  • Wireless LAN NIC (Stations)
  • Wireless LAN Access Points and Bridges
  • Residential Gateways
  • Digital Audio / Video Products with Wireless LAN connectivity

Contact

 

  Legal Disclaimer